initial 65 perc

This commit is contained in:
2025-09-22 14:39:59 -07:00
parent 72c174bfc1
commit fc28b98ea7
60 changed files with 121628 additions and 2 deletions

View File

@@ -0,0 +1,26 @@
2"Reference","Qty","Value","DNP","Exclude from BOM","Exclude from Board","Footprint","Datasheet"
"C1,C2","2","20pF","","","","PCM_Capacitor_SMD_AKL:C_0805_2012Metric","~"
"C3,C4,C5,C6","4","100nF","","","","PCM_Capacitor_SMD_AKL:C_0805_2012Metric","~"
"C7,C10","2","1uF","","","","PCM_Capacitor_SMD_AKL:C_0805_2012Metric","~"
"C8","1","10uF","","","","PCM_Capacitor_SMD_AKL:C_0805_2012Metric","~"
"C9","1","4.7uF","","","","PCM_Capacitor_SMD_AKL:C_0805_2012Metric","~"
"C11","1","0.1uF","","","","PCM_Capacitor_SMD_AKL:C_0805_2012Metric","~"
"D1","1","PRTR5V0U2X","","","","PCM_Package_TO_SOT_SMD_AKL:SOT-143_Handsoldering","https://www.tme.eu/Document/4eac14af69261014af6cc93b35742953/PRTR5V0U2X-DTE.pdf"
"D2","1","BAT60JFILM","","","","PCM_Diode_SMD_AKL:D_SOD-323",""
"D3,D4,D5,D6,D7,D8,D9,D10,D11,D12,D13,D14,D15,D16,D17,D18,D19,D20,D21,D22,D23,D24,D25,D26,D27,D28,D29","27","1N4148W","","","","PCM_Diode_SMD_AKL:D_SOD-123","https://datasheet.octopart.com/1N4148W-HE3-18-Vishay-datasheet-17291302.pdf"
"East1,North1,South1,West1","4","Conn_01x04","","","","Connector_PinSocket_2.54mm:PinSocket_1x04_P2.54mm_Vertical",""
"FB1","1","Ferrite_Bead","","","","PCM_Fuse_AKL:Fuse_0805_2012Metric_Pad1.15x1.40mm_BigPads","~"
"IC1","1","LD1117-3.3V-SOT223","","","","PCM_4ms_Package_SOT:SOT223","https://www.mouser.com/datasheet/2/389/cd00000544-1795431.pdf"
"J1","1","Conn_01x06","","","","Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Horizontal",""
"LED1,LED2,LED3,LED4,LED5,LED6,LED7,LED8,LED9,LED10,LED11,LED12,LED13,LED14,LED15,LED16,LED17,LED18,LED19,LED20,LED21,LED22,LED23,LED24,LED25,LED26,LED27","27","MX_SK6812MINI-E","","","","PCM_marbastlib-mx:LED_MX_6028R",""
"MACRO_A1,MACRO_B1,MACRO_C1,MACRO_D1,MACRO_E1,MACRO_F1,MACRO_G1,MACRO_H1,MACRO_I1,NUM_0,NUM_1,NUM_2,NUM_3,NUM_4,NUM_5,NUM_6,NUM_7,NUM_8,NUM_10,NUM_ADD1,NUM_DIV1,NUM_ENTER1,NUM_LOCK1,NUM_MULT1,NUM_PERIOD1,NUM_SUB1","26","MX_SW_HS","","","","PCM_marbastlib-mx:SW_MX_HS_CPG151101S11_1u","~"
"R1,R2","2","5.1k","","","","PCM_Resistor_SMD_AKL:R_0805_2012Metric","~"
"R3,R4,R6,R7,R8,R9","6","22","","","","PCM_Resistor_SMD_AKL:R_0805_2012Metric","~"
"R5","1","10k","","","","PCM_Resistor_SMD_AKL:R_0805_2012Metric","~"
"R10,R13","2","DNP","","","","PCM_Resistor_SMD_AKL:R_0805_2012Metric","~"
"S1,S2,S3","3","MX_stab","","","","PCM_marbastlib-mx:STAB_MX_P_2u",""
"SW1","1","ROT_SKYLOONG_HS","","Excluded from BOM","","PCM_marbastlib-various:ROT_SKYLOONG_HS-Switch","https://skyloong.vip/products/abs-hot-swappable-knobs-madule"
"SW2","1","Push_Button","","","","PCM_marbastlib-various:SW_SPST_SKQG_WithStem",""
"U1","1","~","","","","footprints:LQFP64-10x10mm",""
"USB1","1","HRO-TYPE-C-31-M-12","","","","Type-C.pretty-master:HRO-TYPE-C-31-M-12-HandSoldering",""
"Y1","1","8MHz","","","","PCM_Crystal_AKL:Crystal_HC52-U_Vertical",""
Can't render this file because it contains an unexpected character in line 1 and column 2.

View File

@@ -0,0 +1,169 @@
(version 1)
#PCBWay Custom DRC for Kicad 7
# ----------------------------------- Minimum trace width and spacing (PICK ONE) --------------------
# 2oz copper
#(rule "Minimum Trace Width and Spacing (outer layer)"
#(constraint track_width (min 0.1524mm))
#(constraint clearance (min 0.1778mm))
#(layer outer)
#(condition "A.Type == 'track'"))
#(rule "Minimum Trace Width and Spacing (innner layer)"
#(constraint track_width (min 0.1524mm))
#(constraint clearance (min 0.1778mm))
#(layer inner)
#(condition "A.Type == 'track'"))
# 2-layer, 1oz copper
(rule "Minimum Trace Width and Spacing (outer layer)"
(constraint track_width (min 0.127mm))
(constraint clearance (min 0.127mm))
(layer outer)
(condition "A.Type == 'track'"))
(rule "Minimum Trace Width and Spacing (inner layer)"
(constraint track_width (min 0.1mm))
(constraint clearance (min 0.1mm))
(layer inner)
(condition "A.Type == 'track'"))
# 4-layer , 1oz and 0.5oz copper
#(rule "Minimum Trace Width and Spacing (outer layer)"
#(constraint track_width (min 0.09mm))
#(constraint clearance (min 0.09mm))
#(layer outer)
#(condition "A.Type == 'track'"))
#(rule "Minimum Trace Width and Spacing (inner layer)"
#(constraint track_width (min 0.1mm))
#(constraint clearance (min 0.09mm))
#(layer inner)
#(condition "A.Type == 'track'"))
# ------------------------------------------------------------------------------------------------------
# Drill/hole size - listed here to maintain order of rule application. Must not override rule set in Via hole/diameter size below.
(rule "drill hole size (mechanical)"
(constraint hole_size (min 0.15mm) (max 6.3mm)))
# ----------------------------------- Via hole/diameter size (PICK ONE) ------------------------------------
# 2-layer standard
(rule "Minimum Via Diameter and Hole Size"
(constraint hole_size (min 0.3mm))
(constraint via_diameter (min 0.5mm))
(condition "A.Type == 'via'"))
# 4-layer standard
#(rule "Minimum Via Diameter and Hole Size"
#(constraint hole_size (min 0.3mm))
#(constraint via_diameter (min 0.45mm))
#(condition "A.Type == 'via'"))
# 4-layer advanced
#(rule "Minimum Via Diameter and Hole Size"
#(constraint hole_size (min 0.25mm))
#(constraint via_diameter (min 0.4mm))
#(constraint disallow buried_via)
#(condition "A.Type == 'via'"))
# 4-layer advanced
#(rule "Minimum Via Diameter and Hole Size"
#(constraint hole_size (min 0.2mm))
#(constraint via_diameter (min 0.35mm))
#(condition "A.Type == 'via'"))
# 4-layer advanced
#(rule "Minimum Via Diameter and Hole Size"
#(constraint hole_size (min 0.15mm))
#(constraint via_diameter (min 0.3mm))
#(condition "A.Type == 'via'"))
# ----------------------------------- Drill/hole size ------------------------------------
(rule "PTH Hole Size"
(constraint hole_size (min 0.2mm) (max 6.35mm))
(condition "A.Type != 'Via' && A.isPlated()"))
(rule "Minimum Non-plated Hole Size"
(constraint hole_size (min 0.5mm))
(condition "A.Type == 'pad' && !A.isPlated()"))
(rule "Pad Size"
(constraint hole_size (min 0.5mm))
(constraint annular_width (min 0.25mm))
(condition "A.Type == 'Pad' && A.isPlated()"))
(rule "Minimum Castellated Hole Size"
(constraint hole_size (min 0.6mm))
(condition "A.Type == 'pad' && A.Fabrication_Property == 'Castellated pad'"))
(rule "Min. Plated Slot Width"
(constraint hole_size (min 0.5mm))
(condition "(A.Hole_Size_X != A.Hole_Size_Y) && A.isPlated()"))
(rule "Min. Non-Plated Slot Width"
(constraint hole_size (min 0.8mm))
(condition "(A.Hole_Size_X != A.Hole_Size_Y) && !A.isPlated()"))
# ----------------------------------- Minimum clearance ----------------------------------
(rule "hole to hole clearance (different nets)"
(constraint hole_to_hole (min 0.5mm))
(condition "A.Net != B.Net"))
(rule "via to track clearance"
(constraint hole_clearance (min 0.254mm))
(condition "A.Type == 'via' && B.Type == 'track'"))
(rule "via to via clearance (same nets)"
(constraint hole_to_hole (min 0.254mm))
(condition "A.Type == 'via' && B.Type == A.Type && A.Net == B.Net"))
(rule "pad to pad clearance (with hole, different nets)"
(constraint hole_to_hole (min 0.5mm))
(condition "A.Type == 'pad' && B.Type == A.Type && A.Net != B.Net"))
(rule "pad to pad clearance (without hole, different nets)"
(constraint clearance (min 0.127mm))
(condition "A.Type == 'Pad' && B.Type == 'Pad'"))
(rule "NPTH to Track clearance"
(constraint hole_clearance (min 0.254mm))
(condition "A.Pad_Type == 'NPTH, mechanical' && B.Type == 'track'"))
(rule "NPTH with copper around"
(constraint hole_clearance (min 0.20mm))
(condition "A.Pad_Type == 'NPTH, mechanical' && B.Type != 'track'"))
(rule "PTH to Track clearance"
(constraint hole_clearance (min 0.33mm))
(condition "A.isPlated() && A.Type != 'Via' && B.Type == 'track'"))
(rule "Pad to Track clearance"
(constraint clearance (min 0.2mm))
(condition "A.isPlated() && A.Type != 'Via' && B.Type == 'track'"))
# ----------------------------------- Board Outlines (PICK ONE) -------------------------------------
#Default Routed Edge Clearance
(rule "Trace to Outline"
(constraint edge_clearance (min 0.3mm))
(condition "A.Type == 'track'"))
#Special Clearance for V-Score Edges
#(rule "Trace to V-Cut"
#(constraint edge_clearance (min 0.4mm))
#(condition "A.Type == 'track'"))
# ----------------------------------- silkscreen --------------------------
(rule "Minimum Text"
(constraint text_thickness (min 0.15mm))
(constraint text_height (min 0.8mm))
(layer "?.Silkscreen"))
(rule "Pad to Silkscreen"
(constraint silk_clearance (min 0.15mm))
(layer outer)
(condition "A.Type == 'pad' && (B.Type == 'text' || B.Type == 'graphic')"))

File diff suppressed because it is too large Load Diff

View File

@@ -0,0 +1,137 @@
{
"board": {
"active_layer": 5,
"active_layer_preset": "",
"auto_track_width": false,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6,
"pads": 1.0,
"shapes": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.3700000047683716
},
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": false,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
"vias",
"footprint_text",
"footprint_anchors",
"ratsnest",
"grid",
"footprints_front",
"footprints_back",
"footprint_values",
"footprint_references",
"tracks",
"drc_errors",
"drawing_sheet",
"bitmaps",
"pads",
"zones",
"drc_warnings",
"drc_exclusions",
"locked_item_shadows",
"conflict_shadows",
"shapes"
],
"visible_layers": "ffffffff_ffffffff_ffffffff_ffffffff",
"zone_display_mode": 0
},
"git": {
"repo_type": "",
"repo_username": "",
"ssh_key": ""
},
"meta": {
"filename": "68percent.kicad_prl",
"version": 5
},
"net_inspector_panel": {
"col_hidden": [
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false,
false
],
"col_order": [
0,
1,
2,
3,
4,
5,
6,
7,
8,
9,
10,
11
],
"col_widths": [
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0
],
"custom_group_rules": [],
"expanded_rows": [],
"filter_by_net_name": true,
"filter_by_netclass": true,
"filter_text": "",
"group_by_constraint": false,
"group_by_netclass": false,
"show_unconnected_nets": false,
"show_zero_pad_nets": false,
"sort_ascending": true,
"sorting_column": 0
},
"open_jobsets": [],
"project": {
"files": []
},
"schematic": {
"selection_filter": {
"graphics": true,
"images": true,
"labels": true,
"lockedItems": false,
"otherItems": true,
"pins": true,
"symbols": true,
"text": true,
"wires": true
}
}
}

View File

@@ -0,0 +1,673 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"apply_defaults_to_fp_fields": false,
"apply_defaults_to_fp_shapes": false,
"apply_defaults_to_fp_text": false,
"board_outline_line_width": 0.05,
"copper_line_width": 0.2,
"copper_text_italic": false,
"copper_text_size_h": 1.5,
"copper_text_size_v": 1.5,
"copper_text_thickness": 0.3,
"copper_text_upright": false,
"courtyard_line_width": 0.05,
"dimension_precision": 4,
"dimension_units": 3,
"dimensions": {
"arrow_length": 1270000,
"extension_offset": 500000,
"keep_text_aligned": true,
"suppress_zeroes": true,
"text_position": 0,
"units_format": 0
},
"fab_line_width": 0.1,
"fab_text_italic": false,
"fab_text_size_h": 1.0,
"fab_text_size_v": 1.0,
"fab_text_thickness": 0.15,
"fab_text_upright": false,
"other_line_width": 0.1,
"other_text_italic": false,
"other_text_size_h": 1.0,
"other_text_size_v": 1.0,
"other_text_thickness": 0.15,
"other_text_upright": false,
"pads": {
"drill": 0.8,
"height": 1.27,
"width": 2.54
},
"silk_line_width": 0.1,
"silk_text_italic": false,
"silk_text_size_h": 1.0,
"silk_text_size_v": 1.0,
"silk_text_thickness": 0.1,
"silk_text_upright": false,
"zones": {
"min_clearance": 0.5
}
},
"diff_pair_dimensions": [
{
"gap": 0.0,
"via_gap": 0.0,
"width": 0.0
},
{
"gap": 0.4,
"via_gap": 0.4,
"width": 0.8
}
],
"drc_exclusions": [],
"meta": {
"version": 2
},
"rule_severities": {
"annular_width": "error",
"clearance": "error",
"connection_width": "warning",
"copper_edge_clearance": "error",
"copper_sliver": "warning",
"courtyards_overlap": "error",
"creepage": "error",
"diff_pair_gap_out_of_range": "error",
"diff_pair_uncoupled_length_too_long": "error",
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint": "error",
"footprint_filters_mismatch": "ignore",
"footprint_symbol_mismatch": "warning",
"footprint_type_mismatch": "ignore",
"hole_clearance": "error",
"hole_to_hole": "warning",
"holes_co_located": "warning",
"invalid_outline": "error",
"isolated_copper": "warning",
"item_on_disabled_layer": "error",
"items_not_allowed": "error",
"length_out_of_range": "error",
"lib_footprint_issues": "warning",
"lib_footprint_mismatch": "warning",
"malformed_courtyard": "error",
"microvia_drill_out_of_range": "error",
"mirrored_text_on_front_layer": "warning",
"missing_courtyard": "ignore",
"missing_footprint": "warning",
"net_conflict": "warning",
"nonmirrored_text_on_back_layer": "warning",
"npth_inside_courtyard": "ignore",
"padstack": "warning",
"pth_inside_courtyard": "ignore",
"shorting_items": "error",
"silk_edge_clearance": "warning",
"silk_over_copper": "warning",
"silk_overlap": "warning",
"skew_out_of_range": "error",
"solder_mask_bridge": "error",
"starved_thermal": "error",
"text_height": "warning",
"text_on_edge_cuts": "error",
"text_thickness": "warning",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_angle": "error",
"track_dangling": "warning",
"track_segment_length": "error",
"track_width": "error",
"tracks_crossing": "error",
"unconnected_items": "error",
"unresolved_variable": "error",
"via_dangling": "warning",
"zones_intersect": "error"
},
"rules": {
"max_error": 0.005,
"min_clearance": 0.0,
"min_connection": 0.0,
"min_copper_edge_clearance": 0.5,
"min_groove_width": 0.0,
"min_hole_clearance": 0.25,
"min_hole_to_hole": 0.25,
"min_microvia_diameter": 0.2,
"min_microvia_drill": 0.1,
"min_resolved_spokes": 2,
"min_silk_clearance": 0.0,
"min_text_height": 0.8,
"min_text_thickness": 0.08,
"min_through_hole_diameter": 0.3,
"min_track_width": 0.16,
"min_via_annular_width": 0.1,
"min_via_diameter": 0.5,
"solder_mask_to_copper_clearance": 0.0,
"use_height_for_length_calcs": true
},
"teardrop_options": [
{
"td_onpthpad": true,
"td_onroundshapesonly": false,
"td_onsmdpad": true,
"td_ontrackend": false,
"td_onvia": true
}
],
"teardrop_parameters": [
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_on_pad_in_zone": false,
"td_target_name": "td_round_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_on_pad_in_zone": false,
"td_target_name": "td_rect_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_on_pad_in_zone": false,
"td_target_name": "td_track_end",
"td_width_to_size_filter_ratio": 0.9
}
],
"track_widths": [
0.0,
0.2,
0.6
],
"tuning_pattern_settings": {
"diff_pair_defaults": {
"corner_radius_percentage": 80,
"corner_style": 1,
"max_amplitude": 1.0,
"min_amplitude": 0.2,
"single_sided": false,
"spacing": 1.0
},
"diff_pair_skew_defaults": {
"corner_radius_percentage": 80,
"corner_style": 1,
"max_amplitude": 1.0,
"min_amplitude": 0.2,
"single_sided": false,
"spacing": 0.6
},
"single_track_defaults": {
"corner_radius_percentage": 80,
"corner_style": 1,
"max_amplitude": 1.0,
"min_amplitude": 0.2,
"single_sided": false,
"spacing": 0.6
}
},
"via_dimensions": [
{
"diameter": 0.0,
"drill": 0.0
}
],
"zones_allow_external_fillets": false
},
"ipc2581": {
"dist": "",
"distpn": "",
"internal_id": "",
"mfg": "",
"mpn": ""
},
"layer_pairs": [],
"layer_presets": [],
"viewports": []
},
"boards": [],
"cvpcb": {
"equivalence_files": []
},
"erc": {
"erc_exclusions": [],
"meta": {
"version": 0
},
"pin_map": [
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
1,
0,
1,
2
],
[
0,
1,
0,
0,
0,
0,
1,
1,
2,
1,
1,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
2
],
[
1,
1,
1,
1,
1,
0,
1,
1,
1,
1,
1,
2
],
[
0,
0,
0,
1,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
1,
2,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
0,
2,
1,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2
]
],
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
"different_unit_footprint": "error",
"different_unit_net": "error",
"duplicate_reference": "error",
"duplicate_sheet_names": "error",
"endpoint_off_grid": "warning",
"extra_units": "error",
"footprint_filter": "ignore",
"footprint_link_issues": "warning",
"four_way_junction": "ignore",
"global_label_dangling": "warning",
"hier_label_mismatch": "error",
"label_dangling": "error",
"label_multiple_wires": "warning",
"lib_symbol_issues": "warning",
"lib_symbol_mismatch": "warning",
"missing_bidi_pin": "warning",
"missing_input_pin": "warning",
"missing_power_pin": "error",
"missing_unit": "warning",
"multiple_net_names": "warning",
"net_not_bus_member": "warning",
"no_connect_connected": "warning",
"no_connect_dangling": "warning",
"pin_not_connected": "error",
"pin_not_driven": "error",
"pin_to_pin": "warning",
"power_pin_not_driven": "error",
"same_local_global_label": "warning",
"similar_label_and_power": "warning",
"similar_labels": "warning",
"similar_power": "warning",
"simulation_model_issue": "ignore",
"single_global_label": "ignore",
"unannotated": "error",
"unconnected_wire_endpoint": "warning",
"undefined_netclass": "error",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
"wire_dangling": "error"
}
},
"libraries": {
"pinned_footprint_libs": [],
"pinned_symbol_libs": []
},
"meta": {
"filename": "68percent.kicad_pro",
"version": 3
},
"net_settings": {
"classes": [
{
"bus_width": 12,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.8,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Default",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 2147483647,
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.2,
"via_diameter": 0.6,
"via_drill": 0.3,
"wire_width": 6
}
],
"meta": {
"version": 4
},
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": []
},
"pcbnew": {
"last_paths": {
"gencad": "",
"idf": "",
"netlist": "",
"plot": "",
"pos_files": "",
"specctra_dsn": "",
"step": "",
"svg": "",
"vrml": ""
},
"page_layout_descr_file": ""
},
"schematic": {
"annotate_start_num": 0,
"bom_export_filename": "${PROJECTNAME}.csv",
"bom_fmt_presets": [],
"bom_fmt_settings": {
"field_delimiter": ",",
"keep_line_breaks": false,
"keep_tabs": false,
"name": "CSV",
"ref_delimiter": ",",
"ref_range_delimiter": "",
"string_delimiter": "\""
},
"bom_presets": [],
"bom_settings": {
"exclude_dnp": false,
"fields_ordered": [
{
"group_by": false,
"label": "Reference",
"name": "Reference",
"show": true
},
{
"group_by": false,
"label": "Qty",
"name": "${QUANTITY}",
"show": true
},
{
"group_by": true,
"label": "Value",
"name": "Value",
"show": true
},
{
"group_by": true,
"label": "DNP",
"name": "${DNP}",
"show": true
},
{
"group_by": true,
"label": "Exclude from BOM",
"name": "${EXCLUDE_FROM_BOM}",
"show": true
},
{
"group_by": true,
"label": "Exclude from Board",
"name": "${EXCLUDE_FROM_BOARD}",
"show": true
},
{
"group_by": true,
"label": "Footprint",
"name": "Footprint",
"show": true
},
{
"group_by": false,
"label": "Datasheet",
"name": "Datasheet",
"show": true
},
{
"group_by": false,
"label": "Part Number",
"name": "Part Number",
"show": false
},
{
"group_by": false,
"label": "Specifications",
"name": "Specifications",
"show": false
},
{
"group_by": false,
"label": "Manufacturer",
"name": "Manufacturer",
"show": false
},
{
"group_by": false,
"label": "Description",
"name": "Description",
"show": false
},
{
"group_by": false,
"label": "#",
"name": "${ITEM_NUMBER}",
"show": false
}
],
"filter_string": "",
"group_symbols": true,
"include_excluded_from_bom": true,
"name": "",
"sort_asc": true,
"sort_field": "Reference"
},
"connection_grid_size": 50.0,
"drawing": {
"dashed_lines_dash_length_ratio": 12.0,
"dashed_lines_gap_length_ratio": 3.0,
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"field_names": [],
"intersheets_ref_own_page": false,
"intersheets_ref_prefix": "",
"intersheets_ref_short": false,
"intersheets_ref_show": false,
"intersheets_ref_suffix": "",
"junction_size_choice": 3,
"label_size_ratio": 0.375,
"operating_point_overlay_i_precision": 3,
"operating_point_overlay_i_range": "~A",
"operating_point_overlay_v_precision": 3,
"operating_point_overlay_v_range": "~V",
"overbar_offset_ratio": 1.23,
"pin_symbol_size": 25.0,
"text_offset_ratio": 0.15
},
"legacy_lib_dir": "",
"legacy_lib_list": [],
"meta": {
"version": 1
},
"net_format_name": "",
"page_layout_descr_file": "",
"plot_directory": "",
"space_save_all_events": true,
"spice_current_sheet_as_root": false,
"spice_external_command": "spice \"%I\"",
"spice_model_current_sheet_as_root": true,
"spice_save_all_currents": false,
"spice_save_all_dissipations": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},
"sheets": [
[
"a3d0d559-cac8-4859-ad0f-79ad0c1a1a82",
"Root"
],
[
"1d905906-6e74-4741-8b2e-53dc470a7c79",
"Keymatrix"
]
],
"text_variables": {}
}

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

View File

@@ -0,0 +1,131 @@
{
"board": {
"active_layer": 2,
"active_layer_preset": "",
"auto_track_width": false,
"hidden_netclasses": [],
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"images": 0.6899999976158142,
"pads": 1.0,
"shapes": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.1599999964237213
},
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": false,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
"vias",
"footprint_text",
"footprint_anchors",
"ratsnest",
"grid",
"footprints_front",
"footprints_back",
"footprint_values",
"footprint_references",
"tracks",
"drc_errors",
"drawing_sheet",
"bitmaps",
"pads",
"zones",
"drc_warnings",
"drc_exclusions",
"locked_item_shadows",
"conflict_shadows",
"shapes"
],
"visible_layers": "ffffffff_ffffffff_ffffffff_ffffffff",
"zone_display_mode": 0
},
"git": {
"repo_type": "",
"repo_username": "",
"ssh_key": ""
},
"meta": {
"filename": "_autosave-numpad.kicad_prl",
"version": 5
},
"net_inspector_panel": {
"col_hidden": [
false,
false,
false,
false,
false,
false,
false,
false,
false,
false
],
"col_order": [
0,
1,
2,
3,
4,
5,
6,
7,
8,
9
],
"col_widths": [
0,
0,
0,
0,
0,
0,
0,
0,
0,
0
],
"custom_group_rules": [],
"expanded_rows": [],
"filter_by_net_name": true,
"filter_by_netclass": true,
"filter_text": "",
"group_by_constraint": false,
"group_by_netclass": false,
"show_unconnected_nets": false,
"show_zero_pad_nets": false,
"sort_ascending": true,
"sorting_column": 0
},
"open_jobsets": [],
"project": {
"files": []
},
"schematic": {
"selection_filter": {
"graphics": true,
"images": true,
"labels": true,
"lockedItems": false,
"otherItems": true,
"pins": true,
"symbols": true,
"text": true,
"wires": true
}
}
}

View File

@@ -0,0 +1,8 @@
(kicad_sch
(version 20250114)
(generator "eeschema")
(generator_version "9.0")
(uuid "0555e65a-78c9-4198-a94d-afc4eb14f658")
(paper "A4")
(lib_symbols)
)

View File

@@ -0,0 +1,8 @@
(kicad_sch
(version 20250114)
(generator "eeschema")
(generator_version "9.0")
(uuid "b20b0154-0369-4bd1-a7a4-7485a0c59449")
(paper "A4")
(lib_symbols)
)

File diff suppressed because one or more lines are too long

View File

@@ -0,0 +1,41 @@
(kicad_sch
(version 20250114)
(generator "eeschema")
(generator_version "9.0")
(uuid "bd7a78ae-d57e-4c8d-8079-f4714c8f1856")
(paper "A4")
(lib_symbols)
(text "24MHz external clock. \n\nOutput\nOSC_OUT\nOSC_IN"
(exclude_from_sim no)
(at 128.27 99.568 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "0b078972-8867-4a81-bdfc-f286a00b7261")
)
(hierarchical_label "OSC_OUT"
(shape input)
(at 186.69 76.2 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "fccd57b1-b731-4457-b9bb-32fe414af52c")
)
(hierarchical_label "OSC_IN"
(shape input)
(at 186.69 83.82 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "fe808684-ead0-47da-b31a-21623b281a81")
)
)

File diff suppressed because it is too large Load Diff

View File

@@ -0,0 +1,8 @@
(fp_lib_table
(version 7)
(lib (name "footprints")(type "KiCad")(uri "/home/ukim/Projects/mskbd/hardware/footprint/stm32f446re/footprints.pretty")(options "")(descr ""))
(lib (name "Package_QFP.3dshapes")(type "KiCad")(uri "/home/ukim/Projects/mskbd/hardware/footprint/Package_QFP.3dshapes")(options "")(descr ""))
(lib (name "Type-C.pretty-master")(type "KiCad")(uri "/home/ukim/Projects/modular-kbd/hardware/Type-C.pretty-master")(options "")(descr ""))
(lib (name "kicad-footprints-master")(type "KiCad")(uri "/home/ukim/Projects/modular-kbd/hardware/footprint/generic/kicad-footprints-master")(options "")(descr ""))
(lib (name "Connector_PinSocket_2.54mm")(type "KiCad")(uri "/home/ukim/Projects/modular-kbd/hardware/footprint/generic/kicad-footprints-master/Connector_PinSocket_2.54mm.pretty")(options "")(descr ""))
)

View File

@@ -0,0 +1,129 @@
(kicad_sch
(version 20250114)
(generator "eeschema")
(generator_version "9.0")
(uuid "a78709a7-612d-422d-97ca-ad2b463f3c34")
(paper "A4")
(lib_symbols)
(text "Numpad Matrix\n\nStandard numpad matrix with 4 macro buttons. \n4x6 keyboard matrix. \nUse MX-style hot swap sockets. marstlib should have them\nUse 1N4148 Diodes for each key to prevent ghosting.\nIf possible find an SMD 1N4148 Diode Package\nAdd stabilizers for the large buttons\n\nInput:\nCOL1 - COL4\n\nOutput\nROW1 - ROW6\n\n"
(exclude_from_sim no)
(at 114.046 95.504 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "1a257982-b075-487c-a45b-3e42f3d00030")
)
(hierarchical_label "COL1"
(shape input)
(at 168.91 57.15 90)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "2489cc9d-3f3f-49f3-b5f8-fca7de0bd406")
)
(hierarchical_label "ROW5"
(shape input)
(at 214.63 86.36 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "2b6565a3-aed1-40b1-8bdb-7e077c868565")
)
(hierarchical_label "COL3"
(shape input)
(at 179.07 57.15 90)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "39f72fa4-5a13-4c27-b584-4b35e7decd41")
)
(hierarchical_label "ROW2"
(shape input)
(at 214.63 71.12 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "3e384b07-13e8-47ab-854a-4749d9f7c1f2")
)
(hierarchical_label "ROW1"
(shape input)
(at 214.63 66.04 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "46575829-cb89-44d7-a910-1712e863bbc4")
)
(hierarchical_label "ROW3"
(shape input)
(at 214.63 76.2 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "5927c7ba-a23d-49be-ad4c-26b7549c4aa5")
)
(hierarchical_label "ROW6"
(shape input)
(at 214.63 91.44 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "7904c4f1-0a76-47a4-a64d-305fdecb43ca")
)
(hierarchical_label "COL2"
(shape input)
(at 173.99 57.15 90)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "7c3f9e57-1e77-49a0-897c-74f99b2da1cf")
)
(hierarchical_label "ROW4"
(shape input)
(at 214.63 81.28 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "aef0586f-1483-45c4-b342-4de1dc00658b")
)
(hierarchical_label "COL4"
(shape input)
(at 184.15 57.15 90)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "d6ddda30-e8a3-436c-8315-8c1fc1bf77f1")
)
)

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

Binary file not shown.

Binary file not shown.

View File

@@ -0,0 +1,41 @@
(kicad_sch
(version 20250114)
(generator "eeschema")
(generator_version "9.0")
(uuid "f14782a9-74f0-4b79-b235-64b38935fcc4")
(paper "A4")
(lib_symbols)
(text "Power Regulation.\nBuck Converter 5v to 3.3v\n"
(exclude_from_sim no)
(at 97.79 99.568 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "9465db75-1792-401f-bad5-ceb4816ae4a0")
)
(hierarchical_label "3.3v"
(shape input)
(at 142.24 102.87 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "9b32d2cf-97f6-491a-86fb-388101641b9e")
)
(hierarchical_label "5v"
(shape input)
(at 142.24 93.98 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "bb6e74f4-ec74-4d40-9ebe-00f80b06a840")
)
)

View File

@@ -0,0 +1,19 @@
(kicad_sch
(version 20250114)
(generator "eeschema")
(generator_version "9.0")
(uuid "0555e65a-78c9-4198-a94d-afc4eb14f658")
(paper "A4")
(lib_symbols)
(text "Coupling Capacitors. \nCheck the data sheet for specific specification and placement\nMight have to ask Eric about this"
(exclude_from_sim no)
(at 127.762 97.282 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "9644dd45-3348-491a-9fea-f726a1224392")
)
)

View File

@@ -0,0 +1,8 @@
(kicad_sch
(version 20250114)
(generator "eeschema")
(generator_version "9.0")
(uuid "d551aaba-f1c8-452e-b7fa-708c317ac4ce")
(paper "A4")
(lib_symbols)
)

View File

@@ -0,0 +1,6 @@
(sym_lib_table
(version 7)
(lib (name "stm32f446ret6")(type "KiCad")(uri "/home/kymkim/Projects/modular-kbd/hardware/symbols/stm32f446ret6/stm32f446ret6.kicad_sym")(options "")(descr ""))
(lib (name "Type-C")(type "Legacy")(uri "/home/kymkim/Projects/modular-kbd/hardware/Type-C.pretty-master/Type-C.lib")(options "")(descr ""))
(lib (name "T36K3BGR-05D000121U1930")(type "KiCad")(uri "/home/ukim/Projects/modular-kbd/hardware/symbols/T36K3BGR-05D000121U1930/T36K3BGR-05D000121U1930.kicad_sym")(options "")(descr ""))
)

View File

@@ -0,0 +1,8 @@
(kicad_sch
(version 20250114)
(generator "eeschema")
(generator_version "9.0")
(uuid "6f2c82b5-c9ad-40d0-84fe-43041274abb2")
(paper "A4")
(lib_symbols)
)

File diff suppressed because it is too large Load Diff

View File

@@ -0,0 +1,8 @@
(kicad_sch
(version 20250114)
(generator "eeschema")
(generator_version "9.0")
(uuid "40b1bbce-d916-44f1-8247-5f0a1c45385b")
(paper "A4")
(lib_symbols)
)

View File

@@ -0,0 +1,52 @@
(kicad_sch
(version 20250114)
(generator "eeschema")
(generator_version "9.0")
(uuid "3cb9f3e3-5e6a-4c23-8d8d-52b5ae63fbaf")
(paper "A4")
(lib_symbols)
(text "USB Receptacle. Needs to be a USB C connector.\nESD Protection would be nice\nAdd a diode to prevent backflow from other 5v sources (i.e. modules)\nMake sure D+/D- are differential lines"
(exclude_from_sim no)
(at 101.346 90.932 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "b8671ba6-87fa-4960-bcc3-fbddf17f4d76")
)
(hierarchical_label "D-"
(shape input)
(at 177.8 72.39 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "5cbd4a5a-ac39-4a2d-a0ad-0c3ce3f9d635")
)
(hierarchical_label "D+"
(shape input)
(at 177.8 67.31 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "80d42395-23c2-4264-878d-42f2e81a4374")
)
(hierarchical_label "5v"
(shape input)
(at 177.8 78.74 0)
(effects
(font
(size 1.27 1.27)
)
(justify left)
)
(uuid "b70746ac-3765-45c4-a69a-b93b10cc6628")
)
)

View File

@@ -0,0 +1 @@
{"hostname":"framework16","username":"ukim"}